BL702: Difference between revisions

From OpenBouffalo
Jump to navigation Jump to search
(Created page with "{{Infobox SoC | image = 250px | caption = BL702L on SiPeed RV-Debugger | cpu = 1x SiFive E24 Core 144 MHz | memory = 132KB SRAM | storage = External SPI Flash (QSPI) or integrated 8Mbit Flash | wireless = Bluetooth Low Energy 5.0 (1M, 2M, Coded PHY), Bluetooth Low Energy Mesh, Zigbee | release_date = 2021 | package = QFN32 | gpios = 15 | peripherals = 1x SPI Master/Slave, 2x UART, 1x I2C Master, 5x PWM max 40 MHz, 2x 10-bit DAC, 12x 12-bit...")
 
No edit summary
Line 5: Line 5:
  | cpu = 1x SiFive E24 Core 144 MHz
  | cpu = 1x SiFive E24 Core 144 MHz
  | memory = 132KB SRAM
  | memory = 132KB SRAM
  | storage = External SPI Flash (QSPI) or integrated 8Mbit Flash
  | storage = External SPI Flash (QSPI) or integrated 4Mbit or 8Mbit Flash
  | wireless = Bluetooth Low Energy 5.0 (1M, 2M, Coded PHY), Bluetooth Low Energy Mesh, Zigbee
  | wireless = Bluetooth Low Energy 5.0 (1M, 2M, Coded PHY), Bluetooth Low Energy Mesh, Zigbee
  | release_date = 2021
  | release_date = 2021

Revision as of 20:11, 14 May 2023

BL702
Bl702.png
BL702L on SiPeed RV-Debugger
CPU1x SiFive E24 Core 144 MHz
Memory132KB SRAM
StorageExternal SPI Flash (QSPI) or integrated 4Mbit or 8Mbit Flash
WirelessBluetooth Low Energy 5.0 (1M, 2M, Coded PHY), Bluetooth Low Energy Mesh, Zigbee
PackageQFN32
GPIO Pins15
Peripherals1x SPI Master/Slave, 2x UART, 1x I2C Master, 5x PWM max 40 MHz, 2x 10-bit DAC, 12x 12-bit ADC, PIR
Release date2021